• Login
    View Item 
    •   Eurographics DL Home
    • Eurographics Workshops and Symposia
    • EGGH: SIGGRAPH/Eurographics Workshop on Graphics Hardware
    • EGGH89: Eurographics Workshop on Graphics Hardware 1989
    • View Item
    •   Eurographics DL Home
    • Eurographics Workshops and Symposia
    • EGGH: SIGGRAPH/Eurographics Workshop on Graphics Hardware
    • EGGH89: Eurographics Workshop on Graphics Hardware 1989
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    PS: Polygon Streams A Distributed Architecture for Incremental Computation Applied to Graphics

    Thumbnail
    View/Open
    091-111.pdf (1.099Mb)
    Date
    1989
    Author
    Gupta, Rajiv
    Pay-Per-View via TIB Hannover:

    Try if this item/paper is available.

    Metadata
    Show full item record
    Abstract
    Polygon Streams is a distributed system with multiple processors a.nd strictly local communication. A unique custom VLSI chip that constitutes an independent processing module forms a stage of the PS pipeline. The number of these modules in PS is a variable that is determined by the application. PS features a modular ar­ chitecture, multi-ported on-chip memory, bit-serial arithmetic, and a pipeline whose computation can be dynamically configured. The PS design closely subscribes to the system characteristics favored by VLSI.The task of scan conversion for rendering computer graphics images on raster scan displays is very intensive in computation and pixel information access. It is very coherent and suitable, however, for forward difference algorithms. The discrete and regular layout of the raster display, in conjunction with the largely local effect of a pixel on an image, make rendering amenable to parallel architectures with localized memory and communication. These are precisely the attributes favored by VLSI and typical of PS.A modification of the Digital Differential Analyzer (DDA) is implemented to Gouraud Shade and depth buffer convex polygons at high speeds. The scan conver­ sion task is distributed over the processors to efficiently subdivide the image space and maximize concurrency of processor operation.A study of the tradeoffs and architectural choices of the PS reveal the merits and deficits ofthe PS approach in comparison with Pixel-Planes, SLAMs, Super-Buffers, and SAGE.
    BibTeX
    @inproceedings {10.2312:EGGH:EGGH89:091-111,
    booktitle = {Eurographics Workshop on Graphics Hardware},
    editor = {Richard Grimsdale and Wolfgang Strasser},
    title = {{PS: Polygon Streams A Distributed Architecture for Incremental Computation Applied to Graphics}},
    author = {Gupta, Rajiv},
    year = {1989},
    publisher = {The Eurographics Association},
    ISSN = {1727-3471},
    ISBN = {ISBN 3-540-53473-3},
    DOI = {10.2312/EGGH/EGGH89/091-111}
    }
    URI
    http://dx.doi.org/10.2312/EGGH/EGGH89/091-111
    Collections
    • EGGH89: Eurographics Workshop on Graphics Hardware 1989

    Eurographics Association copyright © 2013 - 2023 
    Send Feedback | Contact - Imprint | Data Privacy Policy | Disable Google Analytics
    Theme by @mire NV
    System hosted at  Graz University of Technology.
    TUGFhA
     

     

    Browse

    All of Eurographics DLCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    BibTeX | TOC

    Create BibTeX Create Table of Contents

    Eurographics Association copyright © 2013 - 2023 
    Send Feedback | Contact - Imprint | Data Privacy Policy | Disable Google Analytics
    Theme by @mire NV
    System hosted at  Graz University of Technology.
    TUGFhA