An Advanced 3D Frame Buffer Memory Controller

Simple item page
dc.contributor.authorMakris, "Alexen_US
dc.contributor.authorWhite, Martinen_US
dc.contributor.authorLister", Paulen_US
dc.contributor.editorBengt-Olaf Schneider and Andreas Schillingen_US
dc.date.accessioned2014-02-06T14:33:55Z
dc.date.available2014-02-06T14:33:55Z
dc.date.issued1996en_US
dc.description.abstractThis paper details the design o f an advanced 32 bit 3D frame buffer memory controller for a 3D Graphics Raster Processor called TAYRA [1]. This memory controller is designed to provide a performance o f 33 MPixelsls for read and write cycles, 4 GPixelsls for block write, and 16.5 MPixelsls for read, modify, write cycles (with a pixel size o f 4 bytes). This performance is without any interleaving. It has several control modes: S3 shared frame buffer protocol compatibility [2], stand alone 3D buffers, multiplexed 2DI3D buffers, and others. Further, our 3D memory controller is designed to control DRAM, VRAM and WRAM, and EDO versions of these memories. Also, we support up to 4 screen buffers, 16 MBytes o f screen memory, and many combinations o f memory organisationsup to 1600x1280.en_US
dc.description.seriesinformationEurographics Workshop on Graphics Hardwareen_US
dc.identifier.isbn-en_US
dc.identifier.issn-en_US
dc.identifier.urihttps://doi.org/10.2312/EGGH/EGGH96/025-037en_US
dc.publisherThe Eurographics Associationen_US
dc.titleAn Advanced 3D Frame Buffer Memory Controlleren_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
025-037.pdf
Size:
820.37 KB
Format:
Adobe Portable Document Format
Download
Collections
EGGH96: Eurographics Workshop on Graphics Hardware 1996