Search
Now showing items 1-1 of 1
A PIPELINED-PARALLEL ARCHITECTURE FOR 2.5-D BATCH RASTERIZERS
(Eurographics Association, 1990)
The emergence of application programs that take advantage of highly expressive page description languages has sharply increased the amount of computing required for rasterizing an average page, and single-microprocessor ...