• Login
    View Item 
    •   Eurographics DL Home
    • Eurographics Workshops and Symposia
    • EGGH: SIGGRAPH/Eurographics Workshop on Graphics Hardware
    • EGGH97: SIGGRAPH/Eurographics Workshop on Graphics Hardware 1997
    • View Item
    •   Eurographics DL Home
    • Eurographics Workshops and Symposia
    • EGGH: SIGGRAPH/Eurographics Workshop on Graphics Hardware
    • EGGH97: SIGGRAPH/Eurographics Workshop on Graphics Hardware 1997
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Architectural Implications of Hardware-Accelerated Bucket Rendering on the PC

    Thumbnail
    View/Open
    025-033.pdf (1.022Mb)
    Date
    1997
    Author
    Cox, Michael
    Bhandari, Narendra
    Pay-Per-View via TIB Hannover:

    Try if this item/paper is available.

    Metadata
    Show full item record
    Abstract
    Bucket rendering is a technique whereby a scene is sorted into screen-space tiles and each tile is rendered independently in turn. We expect hardware-accelerated bucket rendering to become available on the PC, and in this paper we explore the effect of such accelerators on main memory bandwidth, bus bandwidth to the accelerator, and on increased triangle set-up requirements. The most important impact is due to the fact that in general primitives overlap multiple buckets, which is a direct cause of overhead. In this paper we evaluate bucket rendering that uses the most common algorithm for bucket sorting, one based on screen-aligned primitive bounding boxes. We extend previous techniques for analytically evaluating bounding box overlap of buckets, and together with experimental results use these to evaluate accelerators that may support 32x32 pixel tiles, and those that may support 128x128 pixel tiles. We expect the former to be possible with dense SRAM, the latter to be possible with DRAM embedded in a logic process (embedded DRAM). Our results suggest that embedded DRAM implementations can support bucket rendering with bounding box bucket sorting, but that SRAM implementations will likely be at risk with respect to overall system performance when bounding box bucket sorting is employed. These results suggest the requirement for more precise but still low-overhead bucket sorting algorithms when bucket rendering hardware is constrained to 32 x 32 tiles.
    BibTeX
    @inproceedings {EGGH:EGGH97:025-033,
    booktitle = {SIGGRAPH/Eurographics Workshop on Graphics Hardware},
    editor = {A. Kaufmann and W. Strasser and S. Molnar and B.-O. Schneider},
    title = {{Architectural Implications of Hardware-Accelerated Bucket Rendering on the PC}},
    author = {Cox, Michael and Bhandari, Narendra},
    year = {1997},
    publisher = {The Eurographics Association},
    ISSN = {1727-3471},
    ISBN = {0-89791-961-0},
    DOI = {10.2312/EGGH/EGGH97/025-033}
    }
    URI
    http://dx.doi.org/10.2312/EGGH/EGGH97/025-033
    Collections
    • EGGH97: SIGGRAPH/Eurographics Workshop on Graphics Hardware 1997

    Eurographics Association copyright © 2013 - 2020 
    Send Feedback | Contact - Imprint | Data Privacy Policy | Disable Google Analytics
    Theme by @mire NV
    System hosted at  Graz University of Technology.
    TUGFhA
     

     

    Browse

    All of Eurographics DLCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    BibTeX | TOC

    Create BibTeX Create Table of Contents

    Eurographics Association copyright © 2013 - 2020 
    Send Feedback | Contact - Imprint | Data Privacy Policy | Disable Google Analytics
    Theme by @mire NV
    System hosted at  Graz University of Technology.
    TUGFhA